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ABSTRACT
The Forwarding Information Base (FIB) of backbone routers
has been rapidly growing in size. An ideal IP lookup algo-
rithm should achieve constant, yet small, IP lookup time
and on-chip memory usage. However, no prior IP lookup
algorithm achieves both requirements at the same time. In
this paper, we ﬁrst propose SAIL, a Splitting Approach to IP
Lookup. One splitting is along the dimension of the lookup
process, namely ﬁnding the preﬁx length and ﬁnding the
next hop, and another splitting is along the dimension of
preﬁx length, namely IP lookup on preﬁxes of length less
than or equal to 24 and IP lookup on preﬁxes of length
longer than 24. Second, we propose a suite of algorithms
for IP lookup based on our SAIL framework. Third, we im-
plemented our algorithms on four platforms: CPU, FPGA,
GPU, and many-core. We conducted extensive experiments
to evaluate our algorithms using real FIBs and real traﬃc
from a major ISP in China. Experimental results show that
our SAIL algorithms are several times or even two orders of
magnitude faster than well known IP lookup algorithms.
Categories and Subject Descriptors
C.2.6 [Internetworking]: Routers; C.2.1 [Computer-
Communication Networks]: Network Architecture and
Design—Store and forward networks
Keywords
IP Lookup; SAIL; Virtual Router Multi-FIB Lookup; LPM
1. INTRODUCTION
1.1 Background and Motivation
The growth of FIB sizes on backbone routers has been
accelerating. According to the RIPE Network Coordina-
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tion Centre, FIB sizes have become about half a million
entries [3]. At the same time, cloud computing and network
applications have driven the expectation on router through-
put to the scale of 200 Gbps. The fast growth of FIB sizes
and throughput demands bring signiﬁcant challenges to IP
lookup (i.e., FIB lookup). An ideal IP lookup algorithm
should satisfy the following two harsh requirements. First,
IP lookup time should meet wire speed yet remain constant as
FIB sizes grow. IP lookup time is per packet cost and should
be optimized to the extreme to meet wire speed. Second,
on-chip memory usage should meet capacity constraints yet
remain constant as FIB sizes grow. On-chip memory (such
as CPU cache and FPGA block RAM) is about 10 times
faster than oﬀ-chip DRAM [9], but is limited in size (in the
scale of a few MB) and much more expensive than DRAM;
furthermore, as on-chip memory technologies advance, its
sizes do not grow much as compared to DRAM. Without
satisfying these two requirements, router performance will
degrade as FIB grows, and router hardware will have to be
upgraded periodically.
1.2 Summary and Limitations of Prior Art
IP lookup has long been a core networking issue and var-
ious schemes have been proposed. However, none of them
satisﬁes the two requirements of both constant lookup time
and constant on-chip memory usage. Some algorithms can
achieve constant IP lookup time, such as TCAM based
schemes [11,19] and FPGA based schemes [14,16], but their
on-chip memory usage will grow quickly as FIB sizes grow.
Some algorithms, such as full-expansion [31] and DIR-24-
8 [13], can achieve constant memory usage by simply push-
ing all preﬁxes to levels 24 and 32, but even the lookup table
for level 24 alone is too large to be stored in on-chip memory.
1.3 Proposed SAIL Approach
In this paper, we propose SAIL, a Splitting Approach to
IP Lookup. We split the IP lookup problem along two di-
mensions as illustrated in Figure 1. First, we split the IP
lookup problem into two sub-problems along the dimension
of the lookup process: ﬁnding the preﬁx length (i.e., ﬁnd-
ing the length of the longest preﬁx that matches the given
IP address) and ﬁnding the next hop (i.e., ﬁnding the nex-
t hop of this longest matched preﬁx). This splitting gives
us the opportunity of solving the preﬁx length problem in
on-chip memory and the next hop problem in oﬀ-chip mem-
ory. Furthermore, since on-chip and oﬀ-chip memory are
two entities, this splitting allows us to potentially pipeline
the processes of ﬁnding the preﬁx length and the next hop.
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Figure 1: Two-dimensional splitting of IP lookup.
Second, we split the IP lookup problem into two sub-
problems along the dimension of preﬁx length: length ≤ 24
and length ≥ 25. This splitting is based on our key obser-
vation that on backbone routers, for almost all traﬃc, the
longest matching preﬁx has a length ≤ 24. This intuitive-
ly makes sense because typically backbone routers do not
directly connect to small subnets whose preﬁxes are longer
than 24. Our observation may not hold for edge routers;
however, the FIBs for edge routers are signiﬁcantly smaller
that those for backbone routers. The scope of this paper
is on backbone routers. The key beneﬁt of this splitting is
that we can focus on optimizing the IP lookup performance
for traﬃc whose longest matching preﬁx length is ≤ 24.
There is some prior work that performed splitting along
the dimension of the lookup process or the dimension of
preﬁx length; however, no existing work performed splitting
along both dimensions. Dharmapurikar et al. proposed to
split the IP lookup process into two sub-problems: ﬁnding
the preﬁx length using Bloom ﬁlters and ﬁnding the next
hop using hash tables [36]. Pierluigi et al. and Gupta et
al. proposed to split IP preﬁxes into 24 and 32 based on the
observation that 99.93% of the preﬁxes in a backbone router
FIB has a length of less than or equal to 24 [13, 31]. Note
that our IP preﬁx splitting criteria is diﬀerent because our
splitting is based on traﬃc distribution and their splitting
is based on preﬁx distribution.
1.4 Technical Challenges and Solutions
The ﬁrst technical challenge is to achieve constant, yet
small, on-chip memory usage for any FIB size. To address
this challenge, in this paper, we propose to ﬁnd the longest
matching preﬁx length for a given IP address using bit maps.
Given a set of preﬁxes in a FIB, for each preﬁx length i (0 ≤
i ≤ 32), we ﬁrst build a bit map Bi[0..2i − 1] whose initial
values are all 0s. Then, for each preﬁx p, we let Bi[|p|] = 1
where |p| denotes the binary value of the ﬁrst i bits of p.
Thus, for all preﬁxes of lengths 0∼24 in any FIB, the total
memory size for all bit maps is
∑24
i=0 2
i = 4MB, which is
small enough to be stored in on-chip memory.
The second technical challenge is to achieve constant, yet
small, IP lookup time for any FIB size. To address this chal-
lenge, in this paper, we classify the preﬁxes in the given FIB
into two categories: those with length ≤ 24 and those with
length ≥ 25. (1) For preﬁxes of length ≤ 24, for each preﬁx
length i (0 ≤ i ≤ 24), we build a next hop array Ni[0..2i−1]
in oﬀ-chip memory so that for each preﬁx p whose next hop
is n(p), we let Ni[|p|] = n(p). Thus, given an IP address a,
we ﬁrst ﬁnd its preﬁx length using bit maps in on-chip mem-
ory and ﬁnd the next hop using one array lookup in oﬀ-chip
memory. To ﬁnd the preﬁx length using bit maps, for i from
24 to 0, we test whether Bi[a >> (32− i)] = 1; once we ﬁnd
the ﬁrst i so that Bi[a >> (32− i)] = 1 holds, we know that
the longest matching preﬁx length is i. Here a >> (32 − i)
means right shifting a by 32− i bits. In this step, the maxi-
mum number of on-chip memory accesses is 25. To ﬁnd the
next hop, suppose the longest matching preﬁx length for a
is i, we can ﬁnd its next hop Ni[a >> (32 − i)] by one oﬀ-
chip memory access. (2) For preﬁxes of length ≥ 25, many
IP lookup schemes can be plugged into our SAIL framework.
Possible schemes include TCAM (Ternary Content Address-
able Memory), hash tables, and next-hop arrays. Choosing
which scheme to deal with preﬁxes of length ≥ 25 depend-
s on design priorities, but have little impact on the overall
IP lookup performance because most traﬃc hits preﬁxes of
length ≤ 24. For example, to bound the worst case lookup
speed, we can use TCAM or next hop arrays. For next hop
arrays, we can expand all preﬁxes of length between 25 and
31 to be 32, and then build a chunk ID (i.e., oﬀsets) array
and a next hop array. Thus, the worst case lookup speed is
two oﬀ-chip memory accesses.
The third technical challenge is to handle multiple FIBs
for virtual routers with two even harsher requirements: (1)
Multi-FIB lookup time should meet wire speed yet remain
constant as FIB sizes and FIB numbers grow. (2) On-chip
memory usage should meet capacity constraints yet remain
constant as FIB sizes and FIB numbers grow. To address
this challenge, we overlay all FIB tries together so that all
FIBs have the same bit maps; furthermore, we overlay all
next hop arrays together so that by the next hop index and
the FIB index, we can uniquely locate the ﬁnal next hop.
The remaining of the paper proceeds as follows. We ﬁrst
review related work in Section 2. In Section 3 and 4, we
introduce our basic SAIL algorithm and optimization tech-
niques, respectively. We then present our implementation
details and experimental results in Section 5 and 6, respec-
tively. We discuss the application of our SAIL framework
to IPv6 lookup in Section 7. Finally, we give concluding re-
marks in Section 8.
2. RELATED WORK
As IP lookup is a core networking issue, much work has
been done to improve its performance. We can categorize
prior work into trie-based algorithms, Bloom ﬁlter based al-
gorithms, range-based algorithms, TCAM-based algorithms,
FPGA-based algorithms, GPU-based algorithms, and multi-
FIB lookup algorithms.
Trie-based Algorithms: Trie-based algorithms use the
trie structure directly as the lookup data structure or indi-
rectly as an auxiliary data structure to facilitate IP lookup
or FIB update. Example algorithms include binary trie [27],
path-compressed trie [20], k-stride multibit trie [39], full ex-
pansion/compression [31], LC-trie [38], Tree Bitmap [40],
priority trie [17], Lulea [28], DIR-24-8 [13], ﬂashtrie [26],
shapeGraph [15], and trie-folding [12]. A comprehensive sur-
vey of trie-based algorithms is in [27].
Bloom Filter based Algorithms: Dharmapurikar et al.
proposed the PBF algorithm where they use Bloom ﬁlters
to ﬁrst ﬁnd the longest matching preﬁx length in on-chip
memory and then use hash tables in oﬀ-chip memory to ﬁnd
the next hop [36]. Lim et al. proposed to use one bloom ﬁlter
to ﬁnd the longest matching preﬁx length [22]. These Bloom
ﬁlter based IP lookup algorithms cannot achieve constant
lookup time because of false positives and hash collisions.
Furthermore, to keep the same false positive rate, their on-
chip memory sizes grow linearly with the increase of FIB
size.
Range-based Algorithms: Range-based algorithms are
based on the observation that each preﬁx can be mapped
into a range in level 32 of the trie. Example such algorithms
are binary search on preﬁx lengths [24], binary range search
[27], multiway range trees [32], and range search using many
cores [25].
TCAM-based Algorithms: TCAM can compare an in-
coming IP address with all stored preﬁxes in parallel in hard-
ware using one cycle, and thus can achieve constant lookup
time. However, TCAM has very limited size (typically a few
Mbs like on-chip memory sizes), consumes a huge amount
of power due to the parallel search capability, generates a
lot of heat, is very expensive, and diﬃcult to update. Some
schemes have been proposed to reduce power consumption
by enabling only a few TCAM banks to participate in each
lookup [11]. Some schemes use multiple TCAM chips to im-
prove lookup speed [19, 29, 34]. Devavrat et al. proposed to
reduce the movement of preﬁxes for fast updating [8].
FPGA-based Algorithms: There are two main issues
to address for FPGA-based IP lookup algorithms: (1) how to
store the whole FIB in on-chip memory, and (2) how to con-
struct pipeline stages. Some early FPGA-based algorithms
proposed to construct compact data structures in on-chip
memory [23, 33]; however, these compact data structures
make the lookup process complex and therefore increase the
complexity of FPGA logics. For FPGA in general, the more
complex the logics are, the lower the clock frequency will
be. To improve lookup speed, Hamid et al. proposed to only
store a part of data structure in on-chip memory using hash-
ing [14]. To balance stage sizes, some schemes have been pro-
posed to adjust the trie structure by rotating some branches
or exchanging some bits of the preﬁxes [7, 10,16].
GPU-based Algorithms: Leveraging the massive par-
allel processing capability of GPU, some schemes have been
proposed to use GPU to accelerate IP lookup [35,42].
Multi-FIB Lookup Algorithms: The virtual router ca-
pability has been widely supported by commercial routers. A
key issue in virtual routers is to perform IP lookup with mul-
tiple FIBs using limited on-chip memory. Several schemes
have been proposed to compress multiple FIBs [18,21,37].
3. SAIL BASICS
In this section, we present the basic version of our SAIL
algorithms. In the next section, we will present some opti-
mization techniques. Table 1 lists the symbols used through-
out this paper.
3.1 Splitting Lookup Process
We now describe how we split the lookup process for a
given IP address into the two steps of ﬁnding its longest
matching preﬁx length and ﬁnding the next hop. Given a
FIB table, we ﬁrst construct a trie. An example trie is in
Figure 2(b). Based on whether a node represents a preﬁx in
the FIB, there are two types of nodes: solid nodes and empty
nodes. A node is solid if and only if the preﬁx represented
by the node is in the FIB. That is, a node is solid if and only
if it has the next hop. A node is an empty node if and only
if it has no next hop. Each solid node has a label denoting
the next hop of the preﬁx represented by the node. For any
node, its distance to the root is called its level. The level of
a node locates a node vertically. Any trie constructed from
Table 1: Symbols used in the paper
Symbol Description
Bi bit map array for level i
Ni next hop array for level i
Ci chunk ID array for level i
BNi combined array of Bi and Ni




|p| value of the binary string in preﬁx p
p(v) preﬁx represented by node v
n(v) next hop of solid node v
l trie level
SAIL B SAIL basic algorithm
SAIL U SAIL B + updated oriented optimization
SAIL L SAIL B + lookup oriented optimization
SAIL M SAIL L extension for multiple FIBs
a(i,j)
integer value of bit string of a
from i-th bit to j-th bit
a FIB has 33 levels. For each level i, we construct a bit map
array Bi[0..2
i − 1] of length 2i, and the initial values are all
0s. At each level i (0 ≤ i ≤ 32), for each node v, let p(v)
denote its corresponding preﬁx and |p(v)| denote the value
of the binary string part of the preﬁx (e.g., |11 ∗ | = 3). If v
is solid, then we assign Bi[|p(v)|] = 1; otherwise, we assign
Bi[|p(v)|] = 0. Here |p(v)| indicates the horizontal position
of node v because if the trie is a complete binary tree then
v is the |p(v)|-th node on level i. Figure 2(c) shows the bit
maps for levels 0 to 4 of the trie in 2(b). Taking bit map B3
for level 3 as an example, for the two solid nodes correspond-
ing to preﬁxes 001*/3 and 111*/3, we have B3[1] = 1 and
B3[7] = 1. Given the 33 bit maps B0, B1, · · · , B32 that we
constructed from the trie for a FIB, for any given IP address
a, for i from 32 to 0, we test whether Bi[a >> (32− i)] = 1;
once we ﬁnd the ﬁrst i that Bi[a >> (32 − i)] = 1 holds,
we know that the longest matching preﬁx length is i. Here
a >> (32− i) means right shifting a by 32− i bits. For each
bit map Bi, we construct a next hop array Ni[0..2
i − 1],
whose initial values are all 0s. At each level i, for each preﬁx
p of length i in the FIB, denoting the next hop of preﬁx p
by n(p), we assign Ni[|p|] = n(p). Thus, for any given IP
address a, once we ﬁnd its longest matching preﬁx length i,
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Figure 2: Basic SAIL Algorithm.
3.2 Splitting Preﬁx Length
Based on our observation that almost all the traﬃc of
backbone routers has the longest matching preﬁx length
≤ 24, we split all preﬁxes in the given FIB into preﬁxes
of length ≤ 24, which we call short preﬁxes and preﬁxes of
length ≥ 25, which we call long preﬁxes. By this splitting,
we want to store the bit maps of preﬁxes of length ≤ 24 in
on-chip memory. However, given an IP address, because it
may match a long preﬁx, it seems that we need to search
among both short and long preﬁxes, which makes this split-
ting not much useful. In this paper, we propose a technique
called pivot pushing to address this issue. Our basic strategy
is that for a given IP address, we ﬁrst test its longest match-
ing preﬁx length is within [0, 24] or [25, 32]; thus, after this
testing, we continue to search among either short preﬁxes or
long preﬁxes, but not both. We call level 24 the pivot level.
Given a trie and a pivot level, the basic idea of pivot push-
ing is two-fold. First, for each internal solid node on the pivot
level, we push its label (i.e., the next hop) to a level below
the pivot level. Second, for each internal empty nodes on
the pivot level, we let it inherit the label of its nearest solid
ancestor node, i.e., the next hop of the ﬁrst solid node along
the path from this empty node to the root, and then push
this inherited label to a level below the pivot level. In this
paper, we assume that the root always has a label, which is
the default next hop. Thus, for any internal empty nodes on
the pivot level, it always can inherit a label.
Given a trie and an IP address a, traversing a from the
root of the trie downward, for any internal or leaf node v
that the traversal passes, we say a passes v. Based on the
above concepts, we introduce Theorem 3.1.
Theorem 3.1. Given a trie constructed from a FIB, after
pivot pushing, for any IP address a, a passes a node on the
pivot level if and only if its longest matching preﬁx is on the
pivot level or below.
Proof. Given a trie and an IP address a that passes a
node v on the pivot level, there are two cases: (1) v is a
leaf node, and (2) v is an internal node. For the ﬁrst case
where v is a leaf node, then a’s longest matching preﬁx is
p(v) (i.e., the preﬁx represented by node v) and thus a’s
longest matching preﬁx is on the pivot level. For the second
case where v is an internal node, because of pivot pushing,
a must pass a solid node on a level below the pivot level,
which means that a’s longest matching preﬁx is below the
pivot level.
Based on Theorem 3.1, we construct the bit map for the
pivot level l as follows: for any node v on level l, we assign
Bl[|p(v)|] = 1; in other words, Bl[i] = 0 if and only if there
is no node on level l that corresponds to the preﬁx denoted
by i. Thus, given an IP address a, Bl[a >> (32 − l)] = 1 if
and only if its longest matching preﬁx is on the pivot level
or below. In SAIL, we choose level 24 to be the pivot level.
By checking whether B24[a >> 8] = 1, we know whether the
longest matching preﬁx length is ≤ 23 or ≥ 24, which will
guide us to search either up or down. Consider the example
in Figure 2(b), taking level 4 as the pivot level, node C on
level 4 is an internal solid node, pushing C to level 5 results
in a new leaf solid node H with the same next hop as C. Note
that after pushing node C down, node C becomes empty.
Given a pivot pushed trie, we build a bit map array and a
next hop array for each level of 0 to 24 as above. Note that for
any i (0 ≤ i ≤ 23) and any j (0 ≤ j ≤ 2i−1), Bi[j] = 1 if and
only if there is a solid node on level i that corresponds to the
preﬁx denoted by j; for level 24 and any j (0 ≤ j ≤ 224−1),
B24[j] = 1 if and only if there is a node, no matter solid or
empty, on level 24 that corresponds to the preﬁx denoted by
j. Note that B24[j] = 1 and N24[j] > 0 if and only if there is
a leaf node on level 24 that corresponds to the preﬁx denoted
by j, which means that the longest matching preﬁx length is
24. Note that B24[j] = 1 and N24[j] = 0 if and only if there
is an empty node on level that corresponds to the preﬁx
denoted by j, which means that the longest matching preﬁx
length is ≥ 25. Thus, given an IP address a, if B24[a >>
8] = 0, then we further check whether B23[a >> 9] = 1,
B22[a >> 10] = 1, · · · , B0[a >> 32] = 1 until we ﬁnd
the ﬁrst 1; if B24[a >> 8] = 1, then we know a’s longest
matching preﬁx length is ≥ 24 and further lookup its next
hop in oﬀ-chip memory. It is easy to compute that the on-
chip memory usage is ﬁxed as
∑24
i=0 2
i = 4MB. Consider the
example in Figure 2. Given an address 001010, as the pivot
level is 4, since B4[001010 >> 2] = B4[0010] = B4[2] = 1
and N4[001010 >> 2] = N4[0010] = N4[2] = 0, then we
know that the longest matching preﬁx length is longer than
4 and we will continue the search on levels below 4.
The pseudocode for the above SAIL Basic, denoted by
SAIL B, is shown in Algorithm 1.
Algorithm 1: SAIL B
Input: Bit map arrays: B0, B1, · · · , B24
Input: Next hop arrays: N0, N1, · · · , N24
Input: a: an IP address
Output: next hop of the longest matched preﬁx
1 if B24[a >> 8]=0 then
2 for j = 23; j > 0; j −− do
3 if Bj [a >> (32− j)]=1 then




8 else if N24[a >> 8]>0 then
9 return N24[a >> 8];
10 end
11 else
12 lookup on levels 25∼32;
13 end
There are multiple ways to handle preﬁxes of length ≥
25. Below we give one simple implementation using next
hop arrays. Let the number of internal nodes on level 24
be n. We can push all solid nodes on levels 25∼31 to level
32. Afterwards, the number of nodes on level 32 is 256 ∗
n because each internal node on level 24 has a complete
subtree with 256 leaf nodes, each of which is called a chunk.
As typically 256 ∗ n is much smaller than 232 based on our
experimental results on real FIBs, constructing a next hop
array of size 232 wastes too much memory; thus, we construct
a next hop array N32 of size 256 ∗ n for level 32. As we
push all solid nodes on levels from 25 to 31 to level 32,
we do not need bit maps B25, B26, · · · , B32. Now consider
the nodes on level 24. For each leaf node, its corresponding
entry in bit map B24 is 1 and its corresponding entry in
next hop array N24 is the next hop of this node. For each
internal node, its corresponding entry in bit map B24 is 1
and its corresponding entry in next hop array N24 is the
chunk ID in N32, multiplying which by 256 plus the last 8
bits of the given IP address locates the next hop in N32. To
distinguish these two cases, we let the next hop be a positive
number and the chunk ID to be a negative number whose
absolute value is the real chunk ID value. To have negative
values, chunk IDs are named starting from 1. With our pivot
pushing technique, looking up an IP address a is simple: if
B24[a >> 8] = 0, then we know the longest matching preﬁx
length is within [0, 23] and further test whether B23[a >>
8] = 1; if B24[a >> 8] = 1∧N24[a >> 8] > 0, then we know
that the longest matching preﬁx length is 24 and the next
hop is N24[a >> 8]; if B24[a >> 8] = 1 ∧N24[a >> 8] < 0,
then we know that the longest matching preﬁx length is
longer than 24 and the next hop is N32[(|N24[a >> 8]|−1)∗
256 + (a&255)].
3.3 FIB Update for SAIL Basic
We now discuss how to adjust the lookup data structures
when the given FIB changes. Note that the FIB update per-
formance for levels 25∼32 is less critical than that for levels
0∼24. As most traﬃc hits levels 0∼24, when the lookup
data structures for levels 0∼24 in on-chip memory change,
no lookup can be performed before changes are ﬁnished and
therefore may cause packet losses. For the lookup data struc-
tures in oﬀ-chip memory, one possible solution is to store
two copies of the lookup data structures in two memory
chips so that while one copy is being updated, the other
copy can be used to perform lookups. Furthermore, many
IP lookup schemes that can handle preﬁxes of length ≥ 25
can be plugged into SAIL B. Diﬀerent IP lookup schemes
have diﬀerent FIB update algorithms. Therefore, in this pa-
per, we focus on the update of data structures in on-chip
memory.
For SAIL B, updating the on-chip lookup data structures
is simple: given an update preﬁx p with length of l, whose
next hop is denoted by h where h = 0 means to withdraw
preﬁx p and h > 0 means to announce preﬁx p, if l < 24,
we assign Bl[|p|] = (h > 0) (i.e., if h > 0, then we assign
Bl[|p|] = 1; otherwise, we assign Bl[|p|] = 0). If l = 24, for
the same update, we ﬁrst locate the node in the trie, if it
is an internal node, then B24 is kept unchanged; otherwise,
we assign B24[|p|] = (h > 0). Note that for one FIB up-
date, we may need to update both the on-chip and oﬀ-chip
lookup data structures. A router typically maintains the trie
data structure on the control plane and uses it to compute
the changes that need to be made to oﬀ-chip lookup data
structures. Because little traﬃc hits the oﬀ-chip lookup da-
ta structures for levels 25∼32, updating the oﬀ-chip lookup
data structures often can be performed in parallel with IP
lookups on the on-chip data structures.
4. SAIL OPTIMIZATION
In this section, we ﬁrst present two optimization tech-
niques of our SAIL algorithms, which favors the performance
of FIB update and IP lookup, respectively. We use SAIL U
to denote SAIL B with update oriented optimization, and
SAIL L to denote SAIL B with lookup oriented optimiza-
tion. Then, we extend SAIL L to handle multiple FIBs.
4.1 Update Oriented Optimization
Data Structures & Lookup Process: In this optimiza-
tion, by preﬁx expansion, we push all solid nodes on levels
0 ∼ 5 to level 6, all solid nodes on levels 7 ∼ 11 to level 12,
all solid nodes on levels 13 ∼ 17 to level 18, and all solid
nodes on levels 19 ∼ 23 to level 24. With this 4-level push-
ing, looking up an IP address a is the same as without this
pushing, except that if B24[a >> 8] = 0, then we further
check whether B18[a >> 14] = 1, B12[a >> 20] = 1, and
B6[a >> 26] = 1 till we get the ﬁrst 1. This 4-level push-
ing brings two beneﬁts to IP lookup. First, it reduces the
maximum number of array lookups in on-chip memory from
24 to 4. Second, it reduces the on-chip memory usage by
49.2% because we do not need to store B0 ∼ B5, B7 ∼ B11,
B13 ∼ B17, and B19 ∼ B23.
FIB Update: While improving lookup speed and reduc-
ing on-chip memory usage, this pushing incurs no extra cost
to the update of on-chip data structures. With this pushing,
we still achieve one on-chip memory access per FIB update
because of three reasons. First, for any FIB update, it at
most aﬀects 26 = 64 bits due to the above pushing. Second,
typically by each memory access we can read/write 64 bits
using a 64-bit processor. Third, as the lengths of the four
bit maps B6, B12, B18, and B24 are dividable by 64, the 64
bits that any FIB update needs to modify align well with
word boundaries in on-chip memory. We implement each of
these four bit maps as an array of 64-bit unsigned integers;
thus, for any FIB update, we only need to modify one such
integer in one memory access.
4.2 Lookup Oriented Optimization
Data Structures: In SAIL B and SAIL U, the maximum
numbers of on-chip memory accesses are 24 and 4, respec-
tively. To further improve lookup speed, we need to push
nodes to fewer number of levels. On one hand, the fewer
number of levels means the fewer numbers of on-chip mem-
ory accesses, which means faster lookup. On the other hand,
pushing levels 0 ∼ 23 to 24 incurs too large on-chip memory.
To trade-oﬀ between the number of on-chip memory access-
es and the data structure size at each level, we choose two
levels: one is between 0∼23, and the other one is 24. In our
experiments, the two levels are 16 and 24. In this optimiza-
tion, by preﬁx expansion, we ﬁrst push all solid nodes on lev-
els 0 ∼ 15 to level 16; second, we push all internal nodes on
level 16 and all solid nodes on levels 17∼23 to level 24; third,
we push all internal nodes on level 24 and all solid nodes on
levels 25 ∼ 31 to level 32. We call this 3-level pushing. For
level 16, our data structure has three arrays: bit map array
B16[0..2
16−1], next hop array N16[0..216−1], and chunk ID
array C16[0..2
16 − 1], where the chunk ID starts from 1. For
level 24, our data structure has three arrays: bit map array
B24, next hop array N24, and chunk ID array C24, where the
size of each array is the number of internal nodes on level 16
times 28. For level 32, our data structure has one array: next
hop array N32, whose size is the number of internal nodes
on level 24 times 28.
Lookup Process: Given an IP address a, using a(i,j) to
denote the integer value of the bit string of a from the i-th bit
to the j-th bit, we ﬁrst check whether B16[a(0,15)] = 1; if yes,
then the a(0,15)-th node on level 16 is a solid node and thus
the next hop for a is N16[a(0,15)]; otherwise, then the a(0,15)-
th node on level 16 is an empty node and thus we need to
continue the search on level 24, where the index is computed
as (C16[a(0,15)] − 1) ∗ 28 + a(16,23). On level 24, denoting
(C16[a(0,15)] − 1) ∗ 28 + a(16,23) by i, the search process is
similar to level 16: we ﬁrst check whether B24[i] = 1, if yes,
then the i-th node on level 24 is a solid node and thus the
next hop for a is N24[i]; otherwise, the i-th node on level 24
is an empty node and thus the next hop must be on level 32,
to be more precise, the next hop is (C24[i]−1)∗28+a(24,31).
Figure 3 illustrates the above data structures and IP lookup
process where the three pushed levels are 2, 4, and 6. The
pseudocode for the lookup process of SAIL L is in Algorithm
2, where we use the bit maps, next hop arrays, and the chunk
ID arrays as separate arrays for generality and simplicity.
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Figure 3: Example data structure of SAIL L.
Algorithm 2: SAIL L
Input: Bit map arrays: B16, B24
Input: Next hop arrays: N16, N24, N32
Input: Chunk ID arrays: C16, C24
Input: a: an IP address
Output: the next hop of the longest matched preﬁx.
1 if B16[a >> 16]=1 then
2 return N16[a >> 16]
3 end
4 else if
B24[(C16[a >> 16]− 1) << 8 + (a << 16 >> 24)] then
5 return
N24[(C16[a >> 16]− 1) << 8 + (a << 16 >> 24)]
6 end
7 else
8 return N32[(C24[a >> 8]− 1) << 8 + (a&255)]
9 end
Two-dimensional Splitting: The key diﬀerence be-
tween SAIL L and prior IP lookup algorithms lies in its
two-dimensional splitting. According to our two-dimensional
splitting methodology, we should store the three arrays B16,
C16, and B24 in on-chip memory and the other four arrays
N16, N24, C24, and N32 in oﬀ-chip memory as shown in Fig-
ure 4. We observe that for 0 ≤ i ≤ 216 − 1, B16[i] = 0 if
and only if N16[i] = 0, which holds if and only if C16[i] = 0.
Thus, the three arrays of B16, C16, and N16 can be combined
into one array denoted by BCN , where for 0 ≤ i ≤ 216 − 1,
BCN [i](0,0) = 1 indicates that BCN [i](1,15) = N16[i] and
BCN [i](0,0) = 0 indicates that BCN [i](1,15) = C16[i]. Al-
though in theory for 0 ≤ i ≤ 216 − 1, C16[i] needs 16 bit-
s, practically, based on measurement from our real FIB-
s of backbone routers, 15 bits are enough for C16[i] and
8 bits for next hop; thus, BCN [i] will be 16 bits exact-
ly. For FPGA/ASIC platforms, we store BCN and B24
in on-chip memory and others in oﬀ-chip memory. For
CPU/GPU/many-core platforms, because most lookups ac-
cess both B24 and N24, we do combine B24 and N24 to BN24
so as to improve caching behavior. BN24[i] = 0 indicates
that B24[i] = 0, and we need to ﬁnd the next hop in level 32;
BN24[i] > 0 indicates that the next hop is BN24[i] = N24[i].
B16 , C16, B24
Finding prefix length
Prefix length  0~24




Figure 4: Memory management for SAIL L.
FIB Update: Given a FIB update of insert-
ing/deleting/modifying a preﬁx, we ﬁrst modify the
trie that the router maintains on the control plane to make
the trie equivalent to the updated FIB. Note that this trie
is the one after the above 3-level pushing. Further note that
FIB update messages are sent/received on the control plane
where the pushed trie is maintained. Second, we perform
the above 3-level pushing on the updated trie for the nodes
aﬀected by the update. Third, we modify the lookup data
structures on the data plane to reﬂect the change of the
pushed trie.
SAIL L can perform FIB updates eﬃciently because of
two reasons, although one FIB update may aﬀect many trie
nodes in the worst case. First, prior studies have shown that
most FIB updates require only updates on a leaf node [41].
Second, the modiﬁcation on the lookup arrays (namely the
bit map arrays, next hop arrays, and the chunk ID arrays) is
mostly continuous, i.e., a block of a lookup array is modiﬁed.
We can use the memcpy function to eﬃciently write 64 bits
in one memory access on a 64-bit processor.
4.3 SAIL for Multiple FIBs
We now present our SAIL M algorithm for handling multi-
ple FIBs in virtual routers, which is an extension of SAIL L.
A router with virtual router capability (such as Cisco CRS-
1/16) can be conﬁgured to run multiple routing instances
where each instance has a FIB. If we build independent data
structures for diﬀerent FIBs, it will cost too much memory.
Our goal in dealing with multiple FIBs is to build one data
structure so that we can perform IP lookup on it for each
FIB. Note that our method below can be used to extend
SAIL B and SAIL U to handle multiple FIBs as well, al-
though for these two algorithms, the FIB update cost is no
longer constant for the number of on-chip memory accesses.
Data Structures: Given m FIBs F0, F1, · · · , Fm−1, ﬁrst,
for each Fi (0 ≤ i ≤ m − 1), for each preﬁx p in Fi, we




1, · · · ,
and F ′m−1 denote the resulting FIBs. Second, we build a
trie for F ′0 ∪ F ′1 ∪ · · · ∪ F ′m−1, the union of all FIBs. Note
that in this trie, a solid node may have multiple (FIB ID,
next hop) pairs. Third, we perform leaf pushing on this trie.
Leaf pushing means to push each solid node to some leaf
nodes [39]. After leaf pushing, every internal node is empty
and has two children nodes; furthermore, each leaf node v
corresponding to a preﬁx p is solid and has m (FIB ID,
next hop) pairs: (0, n0(p)), (1, n1(p)), · · · , (m− 1, nm−1(p)),
which can be represented as an array N where N[i] = ni(p)
for 0 ≤ i ≤ m − 1. Intuitively, we overlay all individual
tries constructed from the m FIBs, stretch all tries to have
the same structure, and then perform leaf pushing on all
tries. Based on the overlay trie, we run the SAIL L lookup
algorithm. Note that in the resulting data structure, in each
next hop array N16, N24, or N32, each element is further an
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Figure 5: Example of SAIL for multiple FIBs.
Lookup Process: Regarding the IP lookup process for
multiple FIBs, given an IP address a and a FIB ID i, we
ﬁrst use SAIL L to ﬁnd the next hop array N for a. Then,
the next hop for IP address a and a FIB ID i is N[i].
Two-dimensional Splitting: Regarding memory man-
agement, SAIL M exactly follows the two-dimensional split-
ting strategy illustrated in Figure 4. We store BC16, which
is the combination of B16 and C16, and B24 in on-chip mem-
ory, and store the rest four arrays N16, N24, C24, and N32 in
oﬀ-chip memory. The key feature of our scheme for dealing
with multiple FIBs is that the total on-chip memory need-
ed is bounded to 216 ∗ 17 + 224 = 2.13MB regardless of the
sizes, characteristics and number of FIBs. The reason that
we store BC16 and B24 in on-chip memory is that given an
IP address a, BC16 and B24 can tell us on which exact level,
16, 24, or 32 that we can ﬁnd the longest matching preﬁx
for a. If it is on level 16 or 24, then we need 1 oﬀ-chip mem-
ory access as we only need to access N16 or N24. If it is on
level 32, then we need 2 oﬀ-chip memory access as we need
to access C24 and N32. Thus, the lookup process requires 2
on-chip memory accesses (which are on BC16 and B24) and
at most 2 oﬀ-chip memory accesses.
FIB Update: Given a FIB update of insert-
ing/deleting/modifying a preﬁx, we ﬁrst modify the
overlay trie that the router maintains on the control plane
to make the resulting overlay trie equivalent to the updated
FIBs. Second, we modify the lookup data structures in the
data plane to reﬂect the change of the overlay trie.
5. SAIL IMPLEMENTATION
In this section, we discuss the implementation of SAIL al-
gorithms on four platforms: FPGA, CPU, GPU, and many-
core.
5.1 FPGA Implementation
We simulated SAIL B, SAIL U, and SAIL L using Xilinx
ISE 13.2 IDE. We did not simulate SAIL M because its on-
chip memory lookup process is similar to SAIL L. In our FP-
GA simulation of each algorithm, to speed up IP lookup, we
build one pipeline stage for the data structure corresponding
to each level.
We use Xilinx Virtex 7 device (model XC7VX1140T) as
the target platform. This device has 1,880 block RAMs
where each block has 36 Kb, thus the total amount of on-
chip memory is 8.26MB [1]. As this on-chip memory size is
large enough, we implement the three algorithms of SAIL B,
SAIL U, and SAIL L on this platform.
5.2 CPU Implementation
We implemented SAIL L and SAIL M on CPU platforms
because their data structures have less number of levels as
compared to SAIL B and SAIL U, and thus are suitable for
CPU platform. For our algorithms on CPU platforms, the
less number of levels means the less CPU processing steps. In
contrast, in FPGA platforms, because we build one pipeline
stage per level, the numbers of levels in our algorithms do
not have direct impact on IP lookup throughput.
Our CPU experiments were carried out on an Intel(R)
Core(TM) i7-3520M. It has two cores with four threads, each
core works at 2.9 GHz. It has a 64KB L1 code cache, a 64KB
L1 data cache, a 512KB L2 cache, and a 4MB L3 cache.
The DRAM size of our computer is 8GB. The actual CPU
frequency that we observe in our programs is 2.82GHz.
To obtain the number of CPU cycles of SAIL L and
SAIL M, we reverse engineering our C++ code. The as-
sembly code is shown in Table 2. This table shows that for
SAIL L, given an IP address a, if the next hop of a can be
found on level 16, then the lookup needs only 3 CPU in-
structions; if the next hop of a can be found on level 24,
then the lookup needs only 10 CPU instructions. Note that
CPU could complete more than one instruction in one cycle.
In comparison, for the Lulea algorithm, given an IP address
a, if the next hop of a can be found on level 16, then the
lookup needs at least 17 ∼ 22 CPU cycles; if the next hop of
a can be found on level 24, then the lookup needs 148 CPU
cycles. This explains why our algorithm is much faster than
Lulea.
Table 2: The disassembling code of lookup.
if((H=0−BCN16[a  16])>0);
000000013F32589C movzx ecx,ax
000000013F32589F movzx ebx,byte ptr[r10+rcx*2]
000000013F3258A4 neg bl
000000013F3258A6 jne sailtest+147h(013F3258D7h)
else if(H=BN24[(BCN [a  16]  8) + (a  16  24)]);
000000013F3258A8 movsx ecx,word ptr[r10+rcx*2]
000000013F3258AD shl ecx,8
000000013F3258B0 movzx eax,byte ptr [rdi+rdx*4+1]
000000013F3258B5 add ecx,eax




We implemented SAIL L in GPU platforms based on N-
VDIA’s CUDA architecture [30]. In our GPU implementa-
tion, we store all data structures in GPU memory. Execut-
ing tasks on a GPU consists of three steps: (1) copy data
from the CPU to the GPU, (2) execute multiple threads for
the task, (3) copy the computing results back to the CPU;
these three steps are denoted by H2D, kernel execution, and
D2H, respectively. Thus, there is a natural communication
bottleneck between the CPU and the GPU. To address this
limitation, the common strategy is batch processing; that
is, the CPU transfers a batch of independent requests to
the GPU, and then the GPU processes them in parallel us-
ing many cores. In our GPU implementation, when packets
arrive, the CPU ﬁrst buﬀers them; when the buﬀer is full,
the CPU transfers all their destination IP addresses to the
GPU; when the GPU ﬁnishes all lookups, it transfers all
lookup results back to the CPU. For our GPU based SAIL
implementation, the data copied from the CPU to the GPU
are IP addresses, and the computing results copied from the
GPU to the CPU are the next hops for these IP addresses.
In our GPU implementation, we employed two optimization
techniques to speed up IP lookup performance: memory co-
alesce and multi-streaming.
The basic idea of memory coalesce is to let threads with
continuous IDs read memory of continuous locations because
GPU schedules its threads to access the main memory in
the unit of 32 threads. In our GPU implementation, after
the CPU transfers a batch of 32 ∗ n IP addresses to the
GPU’s memory denoted as an array A[0..32 ∗ n − 1], if we
assign threads t0, t1, · · · , t32∗n−1 to process the IP addresses
A[0], A[1], · · · , A[32∗n−1], respectively, then all these 32∗n
IP addresses can be read in n memory transitions by the
GPU, instead of 32 ∗ n memory accesses.
The basic idea of multi-streaming, which is available on
INVIDA Fermi GPU architecture, is to pipeline the three
steps of H2D, kernel execution, and D2H. According to
the CUDA computing model, data transfers (i.e., H2D and
D2H) and kernel executions within diﬀerent streams can be
parallelized via page-locked memory. A stream is a sequence
of threads that must be executed in order. In our GPU im-
plementation, we assign each 32 ∗ k (k ≥ 1) threads to a
unique stream. Thus, diﬀerent streams of 32 ∗ k threads can
be pipelined, i.e., while one stream of 32 ∗ k threads are
transferring data from the CPU to the GPU, one stream of
32 ∗ k threads are executing their kernel function, and an-
other stream of 32∗k threads are transferring data from the
GPU to the CPU.
5.4 Many-core Implementation
We implemented SAIL L on the many-core platform Tel-
era TLR4-03680 [5], which has 36 cores and each core has
a 256K L2 cache. Our experiments were carried out on a
64-bit operation system CentOS 5.9. One L2 cache access
needs 9 cycles. In our many-core implementation, we let one
core to serve as the main thread and all other cores to serve
as lookup threads, where each lookup thread performs all
steps for an IP address lookup.
6. EXPERIMENTAL RESULTS
In this section, we present the experimental results of our
algorithms on the four platforms of FPGA, CPU, GPU, and
many-core.
6.1 Experimental Setup
To obtain real FIBs, we used a server to establish a peer
relationship with a tier-1 router in China so that the server
can receive FIB updates from the tier-1 router but does not
announce new preﬁxes to the tier-1 router; thus, gradually,
the server obtained the whole FIB from the tier-1 router.
Note that it is not practically feasible to dump the FIB of a
tier-1 router to hard disk because of the unbearable overhead
incurred on the router. On the server, we use the open source
Quagga to dump the FIB every hour [2]. We captured real
traﬃc in one of the tier-1 router’s interfaces at the interval of
10 minutes per hour between October 22nd 08:00 AM 2013
to October 23rd 21:00 PM.
In addition, we downloaded 18 real FIBs from www.
ripe.net. Six of them were downloaded at every 8:00
AM on January 1st of each year from 2008 to 2013, de-
noted by FIB2008, F IB2009, · · · , F IB2013. Twelve of them
were downloaded from 12 routers on 08:00 AM August 8
2013, respectively, denoted by rrc00, rrc01, rrc03, · · · rrc07,
rrc10, · · · , rrc15. We also generated 37 synthetic traﬃc
traces. The ﬁrst 25 traces contain packets with randomly
chosen destinations. The other 12 traces were obtained by
generating traﬃc evenly for each preﬁx in the 12 FIBs down-
loaded from the 12 routers on 08:00 AM August 8 2013; thus,
we guarantee that each preﬁx has the same opportunity to
be hit by the synthetic traﬃc. We call such traﬃc preﬁx-
based synthetic traﬃc.
We evaluated our algorithms on four metrics: lookup speed
in terms of pps (# of packets per second), on-chip memory
size in terms of MB, lookup latency in terms of microsecond,
and update speed in terms of the total number of memory
accesses per update. For on-chip memory sizes, we are only
able to evaluate the FPGA implementation of SAIL algo-
rithms. For lookup latency, we evaluated our GPU imple-
mentation because the batch processing incurs more latency.
We compared our algorithms with four well-known IP
lookup algorithms: PBF [36], LC-trie [38], Tree Bitmap [40],
and Lulea [28]. We implemented our algorithms and these
four prior algorithms using C++. We validated the correct-
ness of all algorithms through exhaustive search: we ﬁrst
construct an exhaustive 232 = 4G lookup table where the
next hop of an IP address a is the a-th entry in this table;
second, for each IP address, we compare the lookup result
with the result of this exhaustive table lookup, and all our
implementations pass this validation.
6.2 Performance on FPGA
We evaluated the performance of our algorithm on FPGA
platforms in comparison with PBF, which is best suitable
for FPGA platforms among the four well known algorithms,
because the other four algorithms did not separate their data
structures for on-chip and oﬀ-chip memory.
We ﬁrst evaluate SAIL L for on-chip memory consump-
tion in comparison with PBF. Note that PBF stores its
Bloom ﬁlters in on-chip memory. We compute the on-chip
memory usage of PBF as follows. In [36], it says that PBF
needs 1.003 oﬀ-chip hash probes per lookup on average, giv-
en a routing table size of 116, 819. To achieve 1.003 oﬀ-chip
memory accesses per lookup assuming the best scenario of
one memory access per hash probe, the overall false posi-
tive rate of the ﬁlters should be 0.003. Thus, each Bloom
ﬁlter should have a false positive rate of 0.003/(32 − 8) s-
ince PBF uses 24 ﬁlters. Assuming that these Bloom ﬁl-
ters always achieve the optimal false positive, then from
0.003/(32−8) = (0.5)k, we obtain k = 13 andm/n = 18.755,
where m is the total size of all Bloom ﬁlters and n is the
number of elements stored in the ﬁlter. Thus, given a FIB
with n preﬁxes, the total on-chip memory usage of PBF is
18.755 ∗ n.
Our experimental results on on-chip memory usage show
that within the upper bound of 2.13MB, the on-chip mem-
ory usage of SAIL L grows slowly and the growth rate is
slower than PBF, and that the on-chip memory usage of
SAIL L is smaller than PBF. For on-chip memory usage,
the fundamental diﬀerence between SAIL L and PBF is
that the on-chip memory usage of SAIL L has an upper
bound but that of PBF grows with the number of preﬁxes
in the FIB linearly without a practical upper bound. Fig-
ure 6 shows the evolution of the on-chip memory usage for
both SAIL L and PBF over the past 6 years based on our
results on the 6 FIBs: FIB2008, F IB2009, · · · , and FIB2013.
Figure 7 shows the on-chip memory usage of the 12 FIBs
rrc00, rrc01, rrc03, · · · rrc07, rrc10, · · · , rrc15. Taking FIB
rrc00 with 476,311 preﬁxes as an example, SAIL L needs
only 0.759MB on-chip memory.
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Figure 7: On-chip memory usage of 12 FIBs.
We next evaluate SAIL L for lookup speed on FPGA plat-
form Xilinx Virtex 7. We did not compare with PBF be-
cause [36] does not provide implementation details for its
FPGA implementation. We focus on measuring the lookup
speed on the data structures stored in on-chip memory be-
cause oﬀ-chip memory lookups are out of the FPGA chip. As
we implement the lookup at each level as one pipeline stage,
SAIL B, SAIL U, SAIL L have 24, 4, 2 pipeline stages, re-
spectively. The more stages our algorithms have, the more
complex of the FPGA logics are, and the slower the FP-
GA clock frequency will be. Our experimental results show
that SAIL B, SAIL U, SAIL L have clock frequencies of
351MHz, 405MHz, and 479MHz, respectively. As each of our
pipeline stage requires only one clock cycle, the lookup speed
of SAIL B, SAIL U, SAIL L are 351Mpps, 405Mpps, and
479Mpps, respectively.
Let us have a deeper comparison of SAIL L with PBF.
The PBF algorithm without pushing requires 25 ∗ k hash
computations and memory accesses in the worst case be-
cause it builds 25 Bloom ﬁlters, each of which needs k hash
functions. With pushing, PBF needs to build at least 1
Bloom ﬁlter because the minimum number of levels is 1 (by
pushing all nodes to level 32), although which is impractical.
Further we assume that PBF uses the Kirsch and Mitzen-
macher’s double hashing scheme based Bloom ﬁlters, which
uses two hash functions to simulate multiple hash function-
s [6]. Although using the double hashing technique increases
false positives, we assume it does not. Furthermore, suppose
the input of hashing is 2 bytes, suppose PBF uses the well
known CRC32 hash function, which requires 6.9 clock cy-
cles per input byte. With these unrealistic assumptions, the
number of cycles that PBF requires for searching on its on-
chip data structures is 6.9 × 2 × 2. In comparison, SAIL L
requires only 3∼10 instructions as discussed in Section 5.2
and needs only 4.08 cycles per lookup based on Figure 8.
In summary, even with many unrealistic assumptions that
favor PBF, SAIL L still performs better.
6.3 Performance on CPU
We evaluate the performance of our algorithm on CPU
platforms in comparison with LC-trie, Tree Bitmap, and
Lulea algorithms. We exclude PBF because it is not suit-
able for CPU implementation due to the many hashing op-
erations.
Our experimental results show that SAIL L is several
times faster than LC-trie, Tree Bitmap, and Lulea algo-
rithms. For real traﬃc, SAIL L achieves a lookup speed of
673.22∼708.71 Mpps, which is 34.53∼58.88, 29.56∼31.44,
and 6.62∼7.66 times faster than LC-trie, Tree Bitmap,
and Lulea, respectively. For preﬁx-based synthetic traﬃc,
SAIL L achieves a lookup speed of 589.08∼624.65 Mpps,
which is 56.58∼68.46, 26.68∼23.79, and 7.61∼7.27 times
faster than LC-trie, Tree Bitmap, and Lulea, respective-
ly. For random traﬃc, SAIL L achieves a lookup speed
of 231.47∼236.08 Mpps, which is 46.22∼54.86, 6.73∼6.95,
and 4.24∼4.81 times faster than LC-trie, Tree Bitmap, and
Lulea, respectively. Figure 8 shows the lookup speed of these
4 algorithms with real traﬃc on real FIBs. The 12 FIBs are
the 12 FIB instances of the same router during the ﬁrst 12
hours period starting from October 22nd 08:00 AM 2013.
For each FIB instance at a particular hour, the real traﬃc
that we experimented is the 10 minutes of real traﬃc that
we captured during that hour. Figure 9 shows the lookup
speed of these 4 algorithms with preﬁx-based synthetic traf-
ﬁc on the 12 FIBs downloaded from www.ripe.net. Figure 10
shows the lookup speed of these 4 algorithms with random
traﬃc on FIB2013. From these ﬁgures, we further observe
that for each of these 4 algorithms, its lookup speed on re-
al traﬃc is faster than that on preﬁx-based traﬃc, which is
further faster than that on random traﬃc. This is because
real traﬃc has the best IP locality, which results in the best
CPU caching behavior, and random traﬃc has the worst IP
locality, which results in the worst CPU caching behavior.
We now evaluate the FIB update performance of SAIL L
on the data plane. Figure 11 shows the variation of the num-
ber of memory accesses per update for 3 FIBs (rrc00, rrc01,
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Figure 9: Lookup speed with preﬁx-based traﬃc on
12 FIBs.
and rrc03) during a period with 319∗500 updates. The aver-
age numbers of memory accesses per update for these three
FIBs are 1.854, 2.253 and 1.807, respectively. The observed
worst case is 7.88 memory accesses per update.
We now evaluate the lookup speed of SAIL M for virtual
routers. Figure 12 shows the lookup speed of SAIL M al-
gorithm as the number of FIBs grows, where x FIBs means
the ﬁrst x FIBs in the 12 FIBs rrc00, rrc01, rrc03, · · · rrc07,
rrc10, · · · , rrc15, for both preﬁx-based traﬃc and random
traﬃc. This ﬁgure shows that on average SAIL M achieves
132 Mpps for random traﬃc and 366 Mpps for preﬁx-based
traﬃc.
6.4 Evaluation on GPU
We evaluate SAIL L on GPU platform with CUDA 5.0.
We carry out these experiments on a DELL T620 server
with an Intel CPU (Xeon E5-2630, 2.30 GHz, 6 Cores) and
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Figure 10: Lookup speed with random traﬃc on
FIB2013.










































































Figure 11: # memory accesses per update.



















Figure 12: Lookup speed of SAIL M for 12 FIBs us-
ing preﬁx-based and random traﬃc.
an NVIDIA GPU (Tesla C2075, 1147 MHz, 5376 MB de-
vice memory, 448 CUDA cores). These experiments use the
12 FIBs rrc00, rrc01, rrc03, · · · rrc07, rrc10, · · · , rrc15. We
measure the lookup speed and latency with a range of CU-
DA conﬁgurations: the number of streams (1, 2, · · · , 24), the
number of blocks per stream (64, 96, · · · , 512), and the num-
ber of threads per block (128, 256, · · · , 1024). The lookup
speed is calculated as the total number IP lookup requests
divided by the total lookup time. We use the Nvidia Visual
Proﬁler tool to measure the lookup latency.
We evaluated the IP lookup speed versus traﬃc size (i.e.,
the number of IP addresses in one batch of data sent from
the CPU to the GPU). We generate 3 traﬃc traces of 3 diﬀer-
ent sizes 30K, 60K, 90K. Figure 13 shows our experimental
results, from which we observe that larger traﬃc sizes lead
to higher lookup speed. For the traﬃc size of 30K, SAIL L
achieves a lookup speed of 257∼322 Mpps. For the traﬃc
size of 60K, SAIL L achieves a lookup speed of 405∼447
Mpps. For the traﬃc size of 90K, SAIL L achieves a lookup
speed of 442∼547 Mpps.
We evaluated the IP lookup latency versus traﬃc size.
Figure 14 shows our experimental results, from which we
observe that larger traﬃc sizes lead to higher lookup latency.
For the traﬃc size of 30K, SAIL L has a lookup latency of
90∼124 μs. For the traﬃc size of 60K, SAIL L has a lookup
latency of 110∼152 μs. For the traﬃc size of 90K, SAIL L
has a lookup latency of 122∼185 μs.
6.5 Evaluation on Many-core Platform
We evaluated the lookup speed of SAIL L versus the num-
ber of cores. We conducted our experiments on the many-
core platform Telera TLR4-03680.





























Figure 13: Lookup speed VS. traﬃc size.




























Figure 14: Lookup latency VS. traﬃc size.



















Figure 15: Lookup speed VS. # of cores.
Our experimental results show that the lookup rate increas-
es linearly as the number of cores grows. Note that we only
have the results of 35 cores, because one core is responsible
for traﬃc distribution and results collection. Figure 15 shows
the results on FIB rrc00 using preﬁx-based traﬃc. We have
observed similar results for other FIBs.
7. DISCUSSION
Our SAIL framework is mainly proposed for IPv4 lookup;
however, it can be extended for IPv6 lookup as well. An IPv6
address has 128 bits, the ﬁrst 64 bits represent the network
address and the rest 64 bits represent the host address. An
IPv6 preﬁx has 64 bits. The real IPv6 FIBs in backbone
routers from www.ripe.net only has around 14,000 entries,
which are much smaller than IPv4 FIBs. To deal with IPv6
FIBs, we can push trie nodes to 6 levels of 16, 24, 32, 40, 48,
and 64. To split along the dimension of preﬁx lengths, we
perform the splitting on level 48. In other words, we store the
bit map and chunk ID arrays of levels 16, 24, 32, 40, and bit
map array of level 48 in on-chip memory. Our experimental
results show that the on-chip memory for an IPv6 FIB is
about 2.2MB. Although the on-chip memory usage for IPv6
is much larger than that for IPv4 in the worst case because
IPv6 preﬁx length are much longer than IPv4, as IPv6 FIB
sizes are orders of magnitude smaller than IPv4 FIB sizes,
the one-chip memory usage for IPv6 is similar to that for
IPv4.
8. CONCLUSION
We make three key contributions in this paper. First, we
propose a two-dimensional splitting approach to IP lookup.
The key beneﬁt of such splitting is that we can solve the
sub-problem of ﬁnding the preﬁx length ≤ 24 in on-chip
memory of bounded small size. Second, we propose a suite
of algorithms for IP lookup based on our SAIL framework.
One key feature of our algorithms is that we achieve con-
stant, yet small, IP lookup time and on-chip memory usage.
Another key feature is that our algorithms are cross plat-
form as the data structures are all arrays and only require
four operations of ADD, SUBTRACTION, SHIFT, and log-
ical AND. Note that SAIL is a general framework where
diﬀerent solutions to the sub-problems can be adopted. The
algorithms proposed in this paper represent particular in-
stantiations of our SAIL framework. Third, we implemented
our algorithms on four platforms (namely FPGA, CPU, G-
PU, and many-core) and conducted extensive experiments
to evaluate our algorithms using real FIBs and traﬃc from
a major ISP in China. Our experimental results show that
our SAIL algorithms are several times or even two orders of
magnitude faster than the well known IP lookup algorithms.
Furthermore, we have open sourced our SAIL L algorithm
and three well known IP lookup algorithms (namely LC-trie,
Tree Bitmap, and Lulea) that we implemented in [4].
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